Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.11861/7592
Title: | A hybridized genetic parallel programming based logic circuit synthesizer |
Authors: | Lau, Wai Shing Lee, Kin Hong Prof. LEUNG Kwong Sak |
Issue Date: | 2006 |
Publisher: | Association for Computing Machinery (ACM) |
Source: | GECCO 2006 - Genetic and Evolutionary Computation Conference, 2006, vol. 1, pp. 839 - 845 |
Journal: | GECCO 2006 - Genetic and Evolutionary Computation Conference |
Abstract: | Genetic Parallel Programming (GPP) is a novel Genetic Programming paradigm. Based on the GPP paradigm and a local search operator - FlowMap, a logic circuit synthesizing system integrating GPP and FlowMap, a Hybridized GPP based Logic Circuit Synthesizer (HGPPLCS) is developed. To show the effectiveness of the proposed HGPPLCS, six combinational logic circuit problems are used for evaluations. Each problem is run for 50 times. Experimental results show that both the lookup table counts and the propagation gate delays of the circuits collected are better than those obtained by conventional design or evolved by GPP alone. For example, in a 6-bit one counter experiment, we obtained combinational digital circuits with 8 four-input lookup tables in 2 gate level on average. It utilizes 2 lookup tables and 3 gate levels less than circuits evolved by GPP alone. Copyright 2006 ACM. |
Type: | Conference Paper |
URI: | http://hdl.handle.net/20.500.11861/7592 |
ISBN: | 1595931864 978-159593186-3 |
DOI: | 10.1145/1143997.1144145 |
Appears in Collections: | Applied Data Science - Publication |
Find@HKSYU Show full item record
SCOPUSTM
Citations
1
checked on Nov 17, 2024
Page view(s)
32
Last Week
0
0
Last month
checked on Nov 21, 2024
Google ScholarTM
Impact Indices
Altmetric
PlumX
Metrics
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.