Lau, Wai ShingWai ShingLauLi, GangGangLiLee, Kin HongKin HongLeeProf. LEUNG Kwong SakCheang, Sin ManSin ManCheang2023-03-272023-03-272005Lecture Notes in Computer Science, 2005, vol. 3447, pp. 167 - 17703029743http://hdl.handle.net/20.500.11861/7609Genetic Parallel Programming (GPP) is a novel Genetic Programming paradigm. GPP Logic Circuit Synthesizer (GPPLCS) is a combinational logic circuit learning system based on GPP. The GPPLCS comprises a Multi-Logic-Unit Processor (MLP) which is a hardware processor built on a Field Programmable Gate Array (FPGA). The MLP is designed to speed up the evaluation of genetic parallel programs that represent combinational logic circuits. Four combinational logic circuit problems are presented to show the performance of the hardware-assisted GPPLCS. Experimental results show that the hardware MLP speeds up evolutions over 10 times. For difficult problems such as the 6-bit priority selector and the 6-bit comparator, the speedup ratio can be up to 22. © Springer-Verlag Berlin Heidelberg 2005.enGenetic ProgramBoolean FunctionField Programmable Gate ArrayTruth TableLogic CircuitConference Paper10.1007/978-3-540-31989-4_15